StdCellLib

From LibreSilicon
Revision as of 10:21, 30 November 2024 by Leviathan (talk | contribs) (Created page with "The Standard Cell Library generator has the function of generating a set of logic gates for any given VLSI process node by feeding it the relevant design rules for calculating the dimension and performing the place and route of the relevant transistors, so that a layout can be generated using the synthesis flow provided by [https://github.com/the-openroad-project OpenROAD]. The development of this tool has been mainly funded by NLNet (https://nlnet.nl/project/LibreSilic...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

The Standard Cell Library generator has the function of generating a set of logic gates for any given VLSI process node by feeding it the relevant design rules for calculating the dimension and performing the place and route of the relevant transistors, so that a layout can be generated using the synthesis flow provided by OpenROAD.

The development of this tool has been mainly funded by NLNet (https://nlnet.nl/project/LibreSiliconStandardCellLibrary/) as well as Google.

Retrieved from "https://wiki.libresilicon.com/index.php?title=StdCellLib&oldid=429"