Main public logs

Combined display of all available logs of LibreSilicon. You can narrow down the view by selecting a log type, the username (case-sensitive), or the affected page (also case-sensitive).

• 01:01, 26 May 2026 Leviathan talk contribs created page Physics-Based Wire Sizing for I/O Pad Cells (Created page with " This document details the physical equations, parameters, and assumptions used by the LibrePDK layout generator to size wires in pad cells (such as the ESD rails and main power rails). ---- == 1. Transient ESD Wire Sizing (Human Body Model) == During an ESD event (e.g., a Human Body Model pulse), a high current passes through the ESD protection circuit in a very short duration (<math display="inline">t \approx 100\text{ ns}</math> to <math display="inline">150\text{ n...") Tag: Visual edit