User contributions for Leviathan

Results for Leviathan talk block log uploads logs abuse log

A user with 647 edits. Account created on 20 August 2021.

Jump to navigation Jump to search

14:5814:58, 26 September 2025 diff hist −107 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart Tag: Visual edit
14:4814:48, 26 September 2025 diff hist −25 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart Tag: Manual revert
14:4814:48, 26 September 2025 diff hist +3,562 N File:My image 1.png Automatically uploaded by PGFTikZ extension current
14:4414:44, 26 September 2025 diff hist +25 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart Tag: Reverted
14:4114:41, 26 September 2025 diff hist +20 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart
14:4014:40, 26 September 2025 diff hist −2 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart
14:4014:40, 26 September 2025 diff hist −2 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart
14:3914:39, 26 September 2025 diff hist −76 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart
14:3814:38, 26 September 2025 diff hist +260 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart
13:5113:51, 26 September 2025 diff hist −1 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart
13:3113:31, 26 September 2025 diff hist +19 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart
13:3113:31, 26 September 2025 diff hist +96 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart
13:2713:27, 26 September 2025 diff hist +31 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) →Process Flowchart
13:2613:26, 26 September 2025 diff hist +79 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) No edit summary Tag: Visual edit: Switched
13:2513:25, 26 September 2025 diff hist +2,131 LibreSilicon 1µm CMOS Process Flow (HKUST NFF) No edit summary
13:2113:21, 26 September 2025 diff hist +8,679 N LibreSilicon 1µm CMOS Process Flow (HKUST NFF) Created page with "This document outlines the 1µm CMOS manufacturing process designed for the Hong Kong University of Science and Technology (HKUST) Nanoelectronics Fabrication Facility (NFF). It is a '''gate-first''' process utilizing polysilicon for the gate electrode and a shallow trench isolation (STI) approach for device isolation. The process is designed for manufacturing the LibreSilicon standard logic cells and is licensed under the Libre Silicon public license. == General Manuf..." Tag: Visual edit: Switched
13:2013:20, 26 September 2025 diff hist +75 Pearl River No edit summary current Tag: Visual edit

17:0117:01, 25 September 2025 diff hist +28 StdCellLib No edit summary current Tag: Visual edit
17:0017:00, 25 September 2025 diff hist +101 StdCellLib No edit summary Tag: Visual edit

19:1319:13, 21 September 2025 diff hist +70 Pad Cell →Transmission gate Tag: Visual edit
19:1219:12, 21 September 2025 diff hist +28 N File:Transmission gate.png No edit summary current

20:2220:22, 20 September 2025 diff hist +196 Pad Cell →Driver circuit Tag: Visual edit
20:2020:20, 20 September 2025 diff hist +62 Pad Cell →Driver circuit Tag: Visual edit
20:1920:19, 20 September 2025 diff hist +14 N File:Output Driver.png No edit summary current
20:1820:18, 20 September 2025 diff hist +281 Pad Cell →Transmission gate Tag: Visual edit
19:5419:54, 20 September 2025 diff hist +25 Pad Cell No edit summary Tag: Visual edit
19:5319:53, 20 September 2025 diff hist −4 Pad Cell →INV (Inverter)
19:5319:53, 20 September 2025 diff hist +41 Pad Cell →INV (Inverter)
19:5219:52, 20 September 2025 diff hist +251 Pad Cell →INV (Inverter)
19:5119:51, 20 September 2025 diff hist +51 Pad Cell →INV (Inverter) Tag: Visual edit
19:5119:51, 20 September 2025 diff hist +13 N File:Inverter.png No edit summary current
19:4319:43, 20 September 2025 diff hist +123 Pad Cell →NAND2 (NAND gate)
19:4119:41, 20 September 2025 diff hist 0 Pad Cell →NAND2 (NAND gate)
19:4119:41, 20 September 2025 diff hist +41 Pad Cell →Driver Logic
19:3719:37, 20 September 2025 diff hist −1 Pad Cell →NAND2 (NAND gate)
19:3419:34, 20 September 2025 diff hist −1 Pad Cell →NAND2 (NAND gate)
19:3319:33, 20 September 2025 diff hist −4 Pad Cell →INV (Inverter) Tag: Visual edit
19:3219:32, 20 September 2025 diff hist −9 Pad Cell →NAND2 (NAND gate)
19:3219:32, 20 September 2025 diff hist +380 Pad Cell →Driver Logic Tag: Visual edit
19:3019:30, 20 September 2025 diff hist +11 N File:NAND2 Gate.png No edit summary current
19:1819:18, 20 September 2025 diff hist +157 Pad Cell No edit summary Tag: Visual edit
17:1517:15, 20 September 2025 diff hist +201 Pad Cell →Driver Logic Tag: Visual edit
17:0017:00, 20 September 2025 diff hist +16 Pad Cell →Driver Logic Tag: Visual edit
16:5916:59, 20 September 2025 diff hist +19 N File:Pad Cell Schematics.png No edit summary current

13:4213:42, 30 August 2025 diff hist +486 LibrePDK No edit summary Tag: Visual edit

20:5520:55, 5 August 2025 diff hist −13 Chemical recipes →Barracuda solution current
20:5520:55, 5 August 2025 diff hist −116 Chemical recipes →Barracuda solution
20:4920:49, 5 August 2025 diff hist 0 Chemical recipes →Barracuda solution
20:4620:46, 5 August 2025 diff hist −18 Chemical recipes →Etchans Tag: Visual edit

20:4920:49, 4 August 2025 diff hist +309 Chemical recipes No edit summary Tag: Visual edit

Retrieved from "https://wiki.libresilicon.com/index.php?title=Special:Contributions/Leviathan"