User contributions for Leviathan
Jump to navigation
Jump to search
27 October 2026
- 05:2505:25, 27 October 2026 diff hist +12 Test Die SG13G2@1.2V No edit summary current Tag: Visual edit
26 October 2026
- 16:4716:47, 26 October 2026 diff hist −125 Test Die SG13G2@1.2V No edit summary Tag: Visual edit
- 15:3615:36, 26 October 2026 diff hist +62 Test Die SG13G2@1.2V No edit summary Tag: Visual edit
- 05:1705:17, 26 October 2026 diff hist +12 Highway No edit summary current Tag: Visual edit
- 05:1705:17, 26 October 2026 diff hist +12 Test Die SG13G2@1.2V No edit summary Tag: Visual edit
- 05:1605:16, 26 October 2026 diff hist +13 Test Die SG13G2@1.2V No edit summary Tag: Visual edit
- 01:4801:48, 26 October 2026 diff hist +14 Highway No edit summary Tag: Visual edit
- 00:5600:56, 26 October 2026 diff hist +14 Test Die SG13G2@1.2V No edit summary Tag: Visual edit
- 00:5200:52, 26 October 2026 diff hist +142 Test Die SG13G2@1.2V No edit summary Tag: Visual edit
- 00:3800:38, 26 October 2026 diff hist +797 Test Die SG13G2@1.2V No edit summary Tag: Visual edit
- 00:1900:19, 26 October 2026 diff hist +88 N Test Die SG13G2@1.2V Created page with "https://gitlab.libresilicon.com/designs/highwaytestchip/-/tree/sg13g2_1v2?ref_type=heads" Tag: Visual edit
- 00:1800:18, 26 October 2026 diff hist +217 Highway No edit summary Tag: Visual edit
- 00:1200:12, 26 October 2026 diff hist +31 Highway No edit summary Tag: Visual edit
- 00:0000:00, 26 October 2026 diff hist +31 Highway No edit summary Tag: Visual edit
25 October 2026
- 23:5823:58, 25 October 2026 diff hist +445 N Highway Created page with "Highway is the LibreSilicon VLSI project manager which helps you easily manage multiple Verilog and HDL projects, add them to a die, configure a padframe and run a complete synthesis flow using LibrePDK and Coriolis. Simply create a Python 3.12 environment and install the tool with pip<syntaxhighlight lang="bash"> python3.12 -m venv venv . venv/bin/activate pip install git+https://gitlab.libresilicon.com/leviathan/highway </syntaxhighlight>" Tag: Visual edit
- 23:5523:55, 25 October 2026 diff hist +51 Main Page No edit summary current Tag: Visual edit
- 23:4623:46, 25 October 2026 diff hist +301 LibrePDK No edit summary current Tag: Visual edit
- 23:4423:44, 25 October 2026 diff hist +4 Main Page No edit summary Tag: Visual edit
- 23:4323:43, 25 October 2026 diff hist +104 Software tools →LibrePDK current Tag: Visual edit
1 September 2026
- 16:4016:40, 1 September 2026 diff hist −5 LibrePDK Padframe SPICE Verification Report GF180A@3.3V →4. Full Dynamic Loopback current
- 16:3916:39, 1 September 2026 diff hist −8 LibrePDK Padframe SPICE Verification Report GF180A@3.3V No edit summary Tag: Visual edit
- 16:3916:39, 1 September 2026 diff hist −47 LibrePDK Padframe SPICE Verification Report GF180A@3.3V →4. Full Dynamic Loopback
- 16:3916:39, 1 September 2026 diff hist −48 LibrePDK Padframe SPICE Verification Report GF180A@3.3V →3. Digital Input Sensing (Read / Hi-Z)
- 16:3816:38, 1 September 2026 diff hist −44 LibrePDK Padframe SPICE Verification Report GF180A@3.3V →2. Digital Output Drive (Write)
- 16:3816:38, 1 September 2026 diff hist +185 LibrePDK Padframe SPICE Verification Report GF180A@3.3V →2. Digital Output Drive (Write) Tag: Visual edit
- 16:3816:38, 1 September 2026 diff hist +37 N File:Sim 4 pad to pad loopback GF180A@3.3V.png No edit summary current
- 16:3816:38, 1 September 2026 diff hist +33 N File:Sim 3 signal read hiz GF180A@3.3V.png No edit summary current
- 16:3716:37, 1 September 2026 diff hist +30 N File:Sim 2 signal write GF180A@3.3V.png No edit summary current
- 16:3716:37, 1 September 2026 diff hist −41 LibrePDK Padframe SPICE Verification Report GF180A@3.3V No edit summary
- 16:3616:36, 1 September 2026 diff hist +104 LibrePDK Padframe SPICE Verification Report GF180A@3.3V No edit summary Tag: Visual edit
- 16:3616:36, 1 September 2026 diff hist +30 N File:Sim 1 esd clamping GF180A@3.3V.png No edit summary current
- 16:3516:35, 1 September 2026 diff hist +512 Pad Frame Generator →Test cases current Tag: Visual edit
- 16:1716:17, 1 September 2026 diff hist −138 LibrePDK Padframe SPICE Verification Report SG13G2@1.2V →Physical Verification & GDS Delivery current
- 16:1616:16, 1 September 2026 diff hist −215 LibrePDK Padframe SPICE Verification Report SG13G2@1.2V No edit summary
- 16:1516:15, 1 September 2026 diff hist +259 LibrePDK Padframe SPICE Verification Report SG13G2@1.2V →3. Digital Input Sensing (Read / Hi-Z) Tag: Visual edit
- 16:1416:14, 1 September 2026 diff hist +30 N File:Sim 1 esd clamping SG13G2@1.2V.png No edit summary current
- 16:1416:14, 1 September 2026 diff hist +30 N File:Sim 2 signal write SG13G2@1.2V.png No edit summary current
- 16:1316:13, 1 September 2026 diff hist +33 N File:Sim 3 signal read hiz SG13G2@1.2V.png No edit summary current
- 16:1216:12, 1 September 2026 diff hist −50 LibrePDK Padframe SPICE Verification Report SG13G2@1.2V No edit summary
- 16:1216:12, 1 September 2026 diff hist +110 LibrePDK Padframe SPICE Verification Report SG13G2@1.2V No edit summary Tag: Visual edit
- 16:1016:10, 1 September 2026 diff hist +37 N File:Sim 4 pad to pad loopback SG13G2@1.2V.png No edit summary current
- 16:0816:08, 1 September 2026 diff hist +6,381 N LibrePDK Padframe SPICE Verification Report GF180A@3.3V Created page with "= LibrePDK Padframe SPICE Verification Report = '''Technology:''' IHP SG13G2 (130nm BiCMOS) '''Operating Voltage:''' 3.3 V '''Verification Date:''' 2026-09-01 16:01:45 UTC '''Extracted Netlist:''' <code>padframe.spice</code> (Magic VLSI Hierarchical Extraction) == Executive Summary == {| class="wikitable" style="text-align:center; width:90%;" ! Test Scenario !! Target Net / Pad !! Measured Values !! Design Specification !! Status |- | style="text-align:left;" |..."
- 16:0816:08, 1 September 2026 diff hist +6,380 N LibrePDK Padframe SPICE Verification Report SG13G2@1.2V Created page with "= LibrePDK Padframe SPICE Verification Report = '''Technology:''' IHP SG13G2 (130nm BiCMOS) '''Operating Voltage:''' 1.2 V '''Verification Date:''' 2026-09-01 16:47:40 UTC '''Extracted Netlist:''' <code>padframe.spice</code> (Magic VLSI Hierarchical Extraction) == Executive Summary == {| class="wikitable" style="text-align:center; width:90%;" ! Test Scenario !! Target Net / Pad !! Measured Values !! Design Specification !! Status |- | style="text-align:left;" |..." Tag: Visual edit: Switched
- 16:0716:07, 1 September 2026 diff hist +618 Pad Frame Generator No edit summary Tag: Visual edit
31 August 2026
- 16:0016:00, 31 August 2026 diff hist +266 Pad Frame Generator →How to use Tag: Visual edit
- 15:5815:58, 31 August 2026 diff hist +223 Pad Frame Generator →How to use Tag: Visual edit
- 13:3813:38, 31 August 2026 diff hist +3 Pad Frame Generator →How to use
- 13:3813:38, 31 August 2026 diff hist −2 Pad Frame Generator →Types of Pad Cells produced Tag: Visual edit
- 13:3813:38, 31 August 2026 diff hist +2 Pad Frame Generator →How to use Tag: Visual edit
- 13:3713:37, 31 August 2026 diff hist +27 Pad Frame Generator →How to use Tag: Visual edit